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In modern society, the demand for power consumption is increasing rapidly and 
the need of energy savings is now an issue of global importance. Highly efficient power 
converters and power conditioning systems operating with wide range of traditional as 
well as novel renewable and clean energy sources, are playing crucial role in energy 
saving. Si converters have already reached their limitation in terms of switching 
frequency and breakdown voltage/on-resistance ratio. Research is going on all around the 
world and it is now well accepted that significant improvement in power conversion 
efficiency and speed can only be achieved using beyond Si devices, such as SiC and GaN 
based. GaN based converters have shown great promises for higher conversion efficiency 
and switching speed. It is now crucial to develop accurate models that can assist in design 
and fabrication of GaN based power electronics.  
 There are models for GaN HFETs. But these models are mainly focused on GaN 
HFET applications in RF power amplifiers. Although certain device characteristics (e.g. 
2DEG density, power gain, cut-off frequencies etc.) are accurately estimated by existing 
models, currently there is no complete model usable in power electronics circuit/system 
simulators. In this work, we have developed a hybrid physics based/empirical compact 
model that describes the behavior of GaN HFETs in power switching high current, high 
voltage circuits. The complete model includes different modules from existing models 
that are suitable for GaN HEMTs for power switching applications and incorporate 
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models that are non-existent but crucially important for power switching applications 
such as current collapse and bulk current. 
 The Charge-Control-model can reproduce both above-threshold and subthreshold 
current-voltage and transient characteristics of GaN based power HFET’s over a wide 
temperature range. The current–voltage (I-V) characteristics are described by a single, 
continuous, analytical expression for all regimes of operation, thereby improving 
convergence. The semi-empirical model includes effects such as velocity saturation in the 
channel, saturation of sheet carrier density, drain-induced barrier lowering (DIBL), self-
heating, field plate effects, current collapse, substrate current and temperature 
dependence. Extensive TCAD simulations have been performed using a novel approach 
to investigate the mechanisms of bulk current and based on the results, a simple but 
accurate compact model for bulk current has been developed. The model is implemented 
using Verilog-AMS Hardware Description Language and extensively verified against a 
variety of experimental data for various HFET devices. This model does not require 
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CHAPTER 1  
INTRODUCTION TO MODELING III-NITRIDE HFETS 
 
1.1 Background 
In modern society, the demand for power consumption is increasing rapidly and the need 
of energy savings is now an issue of global importance. Highly efficient power converters 
and power conditioning systems operating with wide range of traditional as well as novel 
renewable and clean energy sources, are playing crucial role in energy saving. If power 
converter efficiency could be increased just by 5%, it would result an energy savings of 
178 billion kilowatt-hours of electrical energy annually [1]. The equivalent dollar value 
of this savings is around $18 Billion a year assuming average electricity cost of 
$0.1/kWhr.  
However, efficiency improvement can hardly be achieved by Si converters 
because of the limitations in breakdown voltage/on-resistance ratio and switching 
frequency imposed by material properties. It is now widely accepted that power converter 
efficiency and speed can only be improved using devices based on other materials than 
Si, such as SiC- and GaN. Research is going all around the world and GaN based 
converters with efficiency as high as 95% at 1 MHz clock frequency has been 
demonstrated by a number of research groups (see, e.g. [2]). GaN technology is attracting 
more and more attention day by day and the development of accurate models that can 
assist in design and fabrication of GaN based power electronics is becoming very urgent. 
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Existing MOSFET models for Si may appear to be accurate enough to describe 
the behavior of GaN heterostructure field effect transistors (HFETs) but these models 
cannot be used for simulating power GaN HFETs due to following reasons: 
a) The channel properties of GaN HFETs are significantly different because of 
strain and related piezo- and inverse piezo-effects. 
b) At high current density level, carrier scattering in HFET leads to electron real-
space transfer. 
c) The maximum electric field, current density and operating voltage is much higher 
for GaN HFETs compared to Si MOSFETs. These makes the transport properties 
of GaN HFET significantly different than that of Si MOSFETs. 
d) GaN in general is a very defective material, due to the presence of large number 
of defects and charge trapping centers, current collapse is a serious concern in 
GaN HEMTs which negatively affects device pulse response. 
On the contrary, available HFET models are mainly aimed to describe the behavior of 
HFETs in radio frequency applications. The models either do not include the necessary 
components or lacks in features crucially important for high voltage, high power 
applications. To demonstrate the important differences between these two model types, 
we can look at the following examples  
1. For power switching applications, the regions below knee voltage is the most 
important whereas GaN RF models focusing on power amplifiers mostly targets 
the I-V characteristics in the saturation region. 
2. Off state power loss is one of the most important factor in power switching 
applications, so GaN HFET models focusing on switching applications must 
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consider the current in the off state, whereas for RF power amplifier models, 
current in the sub-threshold region is not that important and usually not taken into 
consideration. 
3. For power switches, all the traps with characteristic times ranging from 
microseconds to seconds are equally important; for RF power amplifiers, only 
traps that effects the DC and microwave properties needs to be accounted for.  
Currently there is no power GaN HFET model in existence which meets the above 
criteria. So, there is a strong demand for the development of a novel modeling/simulation 
technique which can adequately describes the behavior of GaN HFET in power switching 
high-current, high-voltage circuits. 
 
1.2 Development of Heterostructure 
The heart of high electron mobility transistor is the two dimensional electron gas (2-
DEG), revealed in the Bell Laboratory in late 1970’s in undoped Gallium Arsenide 
(GaAs) and n-doped Aluminium Gallium Arsenide (AlGaAs) heterostructure. The 
measured electron mobility in the 2-DEG was much higher than that in bulk GaAs [3]. 
The principle behind this is shown in Fig. 1.1. Bandgap of AlGaAs is higher than that of 
GaAs. When these two materials are brought together, electron transfers from higher 
energy conduction band of AlGaAs to lower energy conduction band of GaAs. Due to 
this electron transfer, an electric field is created which causes band bending at 
AlGaAs/GaAs heterointerface. The transferred electrons are confined in a narrow 
quantum well on the low bandgap GaAs side which forms the 2-DEG (Fig. 1.1(b)). These 
electrons are spatially separated from the donor ions, so there is less ionized impurity 
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scattering resulting higher electron mobility in the 2-DEG channel [4]. The high electron 
mobility transistor (HEMT) was realized by connecting the 2-DEG channel to the source 
and drain and modulating the channel with the gate. It is also known as modulation doped 
field effect transistor (MODFET), selectively doped heterostructure transistor (SDHT), 
two dimensional electron gas field effect transistor (TEGFET) or heterostructure field 
effect transistor (HFET).    
 
                            (a)       (b) 
Figure 1.1 Band diagram of (a) n-type wide bandgap (AlGaAs) and narrow bandgap 
(GaAs) semiconductor (b) Band discontinuities and band bending at equilibrium for an 
ideal heterostructure 
 
High Electron Mobility Transistor was first reported by Takashi Mimura in 1979 
[5]. Initially, AlGaAs/GaAs material system was the main choice for HFET’s as they 
showed better RF performance in terms of minimum noise figure and higher output 
power compared to GaAs MESFETs. But the performance improvement of 
AlGaAs/GaAs system was not as expected. 
 
1.3 Drawbacks of Conventional Materials 
 Si LDMOS has shown promises in the past in power amplifier segment due to 
excellent cost/performance ratio. But this trend was not continued because Si has 
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already reached performance limit due to material limitation imposed on operating 
frequency, breakdown voltage and power density [6].  
 Silicon Germanium (SiGe) heterojunction bipolar transistors (HBTs) are used in 
many microwave and mixed signal products. But their application is limited to low 
power configuration. To make SiGe HBT’s suitable power high voltage applications, 
the collector region of the transistor would have to be much wider. In that case, the 
base transit time would be lower but gains achieved due to this would be wasted 
because of the large collector delay. Due to this reason, SiGe HBTs are not a suitable 
candidate for high power applications [7].  
 Gallium Arsenide (GaAs) substrates cost higher than Si substrates and difficult to 
handle. The heat dissipation in high power applications is not very efficient due to 
lower thermal conductivity. GaAs also suffers from low critical electric field [8]. 
 Silicon Carbide (SiC) has the advantage of higher thermal conductivity but the 
substrates are very expensive. The electron mobility is significantly lower than that of 
GaN. They are also limited in size and has a lot of defects [9]. 
 
1.4 Wide Bandgap Semiconductors 
In recent years, wide bandgap materials have attracted much attention for high frequency, 
high temperature and high power applications. The most common wide bandgap 
materials include the group III-Nitrides Indium Nitride (InN), Gallium Nirtide (GaN) and 
Aluminium Nitride (AlN), and their alloys Aluminium Gallium Nitride (AlGaN), Indium 
Gallium Nitride (InGaN), Indium Aluminium Nitride (InAlN), SiC and Diamond. 
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The wide bandgap III-Nitride materials are very promising for high power 
applications due to high breakdown field [10] and high operating temperature [11]. With 
the development in wireless communications, the need for high-power, high-efficiency, 
linear, low-cost, monolithic solid-state amplifiers have increased drastically. 
Conventional semiconductors like Si, Ge, GaAs and SiC fails to simultaneously satisfy 
many of these requirements. Recently, newer materials like GaN has attracted much 
attention in the area of high temperature, high power applications. Researchers have 
reported AlGaN/GaN HEMTs with very high power densities and cutoff frequency and 
maximum frequency of oscillation more than 100GHz [12, 13].  
 
Table 1.1 Material properties of GaN compared to other semiconductors 
Characteristics Si GaAs β-SiC 4H-SiC AlN GaN 
Bandgap (eV) 1.1 1.43 2.2 3.26 6.2 3.45 
Thermal conductivity (Wcm-1K-1) 1.5 0.46 4.9 4.9 3.0 1.3 
Saturation electron velocity (×107 cm/s) 1.0 1.0 2.2 2.0 - 2.2 
Electron mobility (cm2/V-s) 1500 8500 1000 1140 - 1250 
Breakdown field (×105 V/cm) 3.0 6.0 20 30 - >10 
 
Due to higher bandgap, high electron mobility and higher breakdown field, GaN is a 
preferred material among the III-Nitrides. GaN based HEMT has already shown great 
promises for power switching applications. That’s why, our model is focused on 
AlGaN/GaN HEMT but which proper choice of input parameters, our model can be used 
for any other III-Nitride materials. 
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CHAPTER 2  
ALGAN/GAN HEMT OPERATING PRINCIPLE 
 
2.1 Device Structure 
The basic structure of AlGaN/GaN HEMT is shown in Fig. 2.1. The heart of high 
electron mobility transistor is the two dimensional electron gas (2-DEG) formed at the 
heterojunction formed by a wide bandgap undoped/n-doped AlGaN layer on top of an 
unintentionally doped narrow bandgap GaN layer. The gate is usually made of metal or 
poly-silicon which forms a Schottky barrier with the underlying AlGaN layer. The source 
and drain are low resistance ohmic contacts. Novel combinations are used in various 
HFET devices but the basic layers are as follows: 
 
Figure 2.1 The schematic diagram of basic HFET structure 
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Substrate: HFET structure is grown on a semi-insulating substrate. Most 
commonly used substrates are Si, Sapphire, SiC and GaN. Si substrates are inexpensive, 
available in large sizes but there is a large lattice mismatch between GaN and Si. 
Sapphire has the advantage of low cost and availability in large sizes but it has poor 
thermal conductivity and high lattice mismatch with GaN. SiC has good lattice match and 
very good thermal conductivity but SiC substrates are very expensive. GaN substrate has 
good lattice matching with the buffer layer but they are very expensive and it’s very hard 
to make GaN crystals in large sizes.  
Buffer layer: Buffer layer is grown on the substrate and acts as the active layer for 
2-DEG. The buffer layer is usually 1-5µm thick and either undoped or unintentionally 
doped. The material quality of the buffer layer should be high meaning there shouldn’t be 
many traps and defects. 
Spacer layer: A thin (20-50Å) undoped AlGaN layer called the spacer layer is 
grown on top of the GaN buffer layer. This purpose of this layer is to reduce ionized 
impurity scattering thereby increasing mobility. Spacer layer separates the ionized donors 
from the channel carriers, higher the thickness, smaller the impurity scattering. However, 
the transfer of electrons from the donor layer to the channel decreases with increasing 
spacer layer thickness leading to reduced mobility. Therefore, to achieve the optimal 
mobility of 2-DEG, the spacer layer should be very thin. 
Barrier layer: The next layer grown on top of the spacer layer is the barrier layer. 
The barrier layer is highly doped and serves as the reservoir of electrons for the channel. 
This layer forms a Schottky barrier with the gate. Electrons in the barrier layer moves 
freely through the crystal and finally falls into the low energy quantum well formed at the 
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heterointerface of the barrier and buffer layer. These electrons form the two dimensional 
electron gas (2-DEG). The usual thickness of barrier layer is 150-300Å.  
Cap layer: Cap layer is an optional undoped AlGaN layer which can be added on 
top of the barrier layer. The purpose of using this layer is to reduce gate leakage current 
by enhancing the Schottky barrier between the gate and barrier layer.  
In GaN HEMTs, the source of 2-DEG is different than HEMT devices on other 
materials. Electrons in the 2-DEG of AlGaN/GaN HEMT is not supplied by the highly 
doped barrier layer, rather comes from the donor-like surface states in the AlGaN layer. 
The donor-like surface states in GaN HEMTs are facilitated by spontaneous and 
piezoelectric polarization. Spontaneous polarization is due to the polar nature of the 
AlGaN/GaN system and piezoelectric polarization arises from difference in lattice 
constant between GaN and AlGaN. This is the reason why the 2-DEG density in 
AlGaN/GaN HEMT is a strong function of the thickness of the AlGaN barrier layer.  
 
2.2 Device Operation 
 
Figure 2.2 Description of I-V characteristics of HEMT 
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HEMT is primarily used to switch electronic signals or to amplify them. Fig. 2.2 shows 
the output current vs drain voltage characteristics of a depletion mode HFET. The most 
common way to bias a HEMT is the common source configuration as shown in the inset 
of Fig. 3. Source electrode is the common terminal; gate and drain electrode are the input 
and the output respectively. Gate acts as the control electrode of the device and has the 
ability to switch the device on and off. In a depletion mode device, the device can be 
switched off by applying a negative voltage to deplete the channel of electrons, the 
negative voltage at the gate results in a highly resistive channel and there is no current 
flow, this condition is known as ‘cut-off’. VGS is the gate bias voltage and VT is some 
negative gate voltage at which the device begins to conduct current, known as the 
threshold voltage.  
When VGS ≤ VT, the channel is closed, i.e. completely depleted of electrons and 
drain current drops to zero. At VGS = 0V the channel is densely populated with electrons 
and the application of a drain voltage induces current flow between the source and drain. 
For low drain voltages (VDS < VGS – VT), the electron velocity in the channel is 
proportional to the applied electric field, so current increases with this field and the 
device is said to be operating in the linear regime. For high drain bias (VDS > VGS − VT), 
the lateral bias under the gate begins to pinch the channel off at the drain end of the gate. 
This continues until a point where the flow of electrons in the channel is constricted and 
the maximum amount of electrons that can flow to the drain contact is reached. At this 
point, the device operates in the saturation regime and any further increase in the drain 




OVERVIEW OF THE DEVELOPED COMPACT MODEL 
 
3.1 Model Overview 
Our model can reproduce both above-threshold and subthreshold characteristics of both n 
and p-channel deep submicron HFET’s over a wide temperature range. The current–
voltage (I-V) characteristics are described by a single, continuous, analytical expression 
for all regimes of operation, thereby improving convergence. The semi-empirical model 
includes effects such as velocity saturation in the channel, saturation of sheet carrier 
density, drain-induced barrier lowering (DIBL), stationary and non-stationary self-
heating, transient and stationary current collapse, field plate effects and temperature 
dependence. The model also includes compact model for bulk current which is crucially 
important for power switching applications based on the results of extensive TCAD 
simulation study using Synopsys Sentaurus. The model is implemented using Verilog-
AMS Hardware Description Language and Synopsys HSPICE and is suitable for 
simulation of mixed mode (digital/analog) circuits. The model has been verified against 
experimental data for various HFET devices. 
 
3.2 Hardware Description Languages 
The model is written using Verilog-AMS Hardware description language (HDLs). 
Traditional programming languages such as C/C++, Java generally describe algorithms
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whereas HDLs describe hardware’s. When describing a hardware, it is necessary to 
describe both the behavior of the individual components as well as how they are 
connected to each other.   
There are two primary application of hardware description languages, one is 
simulation and the other one is synthesis [14]. With simulation, various stimuli are 
applied to an executable model which is described using the HDL in order to predict the 
behavior of the hardware. Simulation helps to understand the behavior of a complex 
system without actually investing time and money to implement it. On the other hand, the 
actual process of implementing the hardware is called Synthesis. A hardware that is not 
yet physically implemented, can be described at an abstract level using HDL. In contrast, 
synthesis is the act by which a new refined description of a hardware that has a physical 
implementation can be created using equivalent behavior at the inputs and outputs of the 
hardware. HDL should be expressive, the basis of using HDL in simulation is its ability 
to describe variety of behaviors easily.  
   
3.3 Why Verilog? 
Verilog-AMS language has a wide range of capabilities. It can be used to model mixed-
signal systems. By using Verilog-AMS, both analog and digital systems can be described 
to the simulator simultaneously. Verilog-AMS can support a wide variety of situations 
represented by mixed-signal systems. Standard circuit simulators like SPICE only 
provides a few built-in models. These models are needed to model the behavior of 
commonly used components in integrated circuits. The ability to add new models is also 
limited. The execution time is longer and only components that can be described by a 
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small number of simple formulas can be added to these models. For complicated model 
development, this way of adding models is not very convenient. Verilog-AMS can 
efficiently describe a broad range of models, has a wide variety of features and therefore 
suitable for heavily used, complicated models.  
Compact model is the model of semiconductor component commonly 
incorporated into SPICE. Models written in Verilog are portable, users can correct any 
flaws or modify any module or add modules to enhance the model if the model is 
available in source form. Verilog models are also much shorter than models written in C, 
usually model that serves the same purpose is 10 times longer in C than that in Verilog. 
Because of smaller size, Verilog models can be maintained easily. 
 
3.4 Verilog-A in HSPICE Simulator 
Synopsys HSPICE is an optimizing analog circuit simulator. It can simulate electrical 
circuits in steady-state, transient, and frequency domains. HSPICE is known for fast, 
accurate circuit and behavioral simulation compared to other circuit simulators. It uses 
Monte Carlo, worst-case, parametric sweep and data-table sweep for assessing circuit 
level performance and yield. HSPICE has the most reliable automatic convergence 
capability. HSPICE is the industry's "gold standard" for accurate circuit simulation and 
offers MOS device models certified by foundries. It incorporates state-of-the-art 
simulation and analysis algorithms. HSPICE is industries most trusted and 






4.1 Drain Current Model   
When gate to source voltage is not too large, the MOSFET expressions for channel sheet 
carrier density 𝑛𝑠, linear channel conductance 𝑔𝑐ℎ𝑖, saturation current 𝐼𝑠𝑎𝑡 and gate 
channel capacitance 𝐶𝑐ℎ can also be used for HFETs [15]. For large gate bias, the transfer 
of electron from channel to the barrier layer must have to be considered. This spillover 
effect has been reported in QW FET and buried channel MOSFET structures.  
The sheet carrier density in the 2-DEG cannot go beyond a maximum value. The 
limitation is imposed by the energy band discontinuities at the heterointerface and has a 
strong effect on the characteristics of HFET [15]. This can be clearly understood by 
looking into the energy band diagram of HFET structure shown in Fig. 4.1 (a).  
As VGS increases, the electron quasi-fermi level EFn in the larger bandgap AlGaN 
moves to the bottom of the conduction band and significant number of electrons transfer 
into the AlGaN layer. The transconductance of the device reduces due to this [16]. 
Normally, the device current doesn’t depend much on the wide bandgap material because 
of the presence of lots of defects and traps. Fig. 4.1 (b) shows the density of sheet carriers 
in the channel 𝑛𝑠 and in the AlGaN layer 𝑛𝑡 at different gate bias. These results are based 
on a self-consistent solution of Poisson’s and Schrodinger’s equation [17]. As seen
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beyond a certain gate voltage, the electron density in the AlGaN layer increase rapidly. 




Figure 4.1 (a) Illustration of electron transfer at the heterointerface in a delta doped 
HFET at high VGS (b) Electron sheet carrier densities in the conducting channel at 
different VGS, indicating the electron spillover into the high band gap layer above a 
certain gate bias 
 
To establish a single continuous expression for the I-V characteristics which is 
valid in all regions, first the drain current in each region is expressed and then a 
smoothing function is used to make transitions between them. In the linear region or 
below saturation, the drain current is proportional to drain to source voltage and can be 
written as 
𝐼𝑑𝑠 = 𝑔𝑐ℎ𝑖𝑉𝑑𝑠 … … … … … … (1) 
where 𝑔𝑐ℎ𝑖 is the intrinsic channel conductance and 𝑉𝑑𝑠 is the drain to source voltage. 




… … … … … … (2) 
where 𝑛𝑠 is the sheet carrier density, µ𝑛 is the low field mobility, 𝑊 is the total device 
width and 𝐿 is the gate length. 
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Intrinsic channel conductance 𝑔𝑐ℎ𝑖 is directly proportional to the sheet carrier 
density and is given by universal charge control model (UCCM) [18]. But, it’s not 
possible to solve UCCM analytically w.r.t 𝑛𝑠. However, assuming the forward voltage is 
zero, we can use the generalized version of the approximate analytical solution of UCCM 
for the MIS capacitor 






)] … … … … … … (3) 
where 𝑉𝑔𝑡 is gate voltage overdrive and 𝑉𝑡ℎ is the thermal voltage. At threshold, the sheet 




… … … … … … (4) 
The two-piece velocity saturation model provides the MOSFET drain saturation 
current for above threshold region by substituting 𝑉𝑔𝑡 by effective gate voltage overdrive 
𝑉𝑔𝑡𝑒. Below threshold, 𝑉𝑔𝑡𝑒 is equal to 2𝑉𝑡ℎ and well above threshold, it coincides with 
𝑉𝑔𝑡. If drain, source parasitic resistances are ignored, the drain saturation current can be 
written as     
𝐼𝑑𝑠𝑎𝑡 =
𝑔𝑐ℎ𝑖𝑉𝑔𝑡𝑒





… … … … … … (5) 
where 𝑉𝐿 = 𝐹𝑠𝐿 =
𝑣𝑠
𝑚𝑢
× 𝐿. 𝐹𝑠 is the saturation field and 𝑣𝑠 is the saturation velocity. The 
effective gate voltage overdrive suitable for MOSFET can be expressed as [15], 
𝑉𝑔𝑡𝑒 = 𝑉𝑡ℎ [1 +
𝑉𝑔𝑡
2𝑉𝑡ℎ





] … … … … … … (6) 
where 𝛿 is the width of the transition from linear to saturation region. 
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4.1.1 Smoothing Function 
A model that contains two distinct equations for two different operating regions, can 
cause kinks and discontinuities in the device characteristics. This leads to numerical 
difficulty during a circuit simulation. A fundamental problem that severely affect such 
model is that, although both 𝐼𝑑 and 𝑑𝐼𝑑/𝑑𝑉𝑑𝑠 are continuous at 𝑉𝑑𝑠𝑎𝑡, 𝑑
2𝐼𝑑/𝑑
2𝑉𝑑𝑠 is not. 
In order to ensure the numerical robustness, the derivatives of arbitrary order must be 
continuous at all voltage values of interest. This property is known as ∞-differentiability. 
One solution to guarantee ∞ differentiability is to use a single equation to describe the 
drain current, rather than with two separate equations. The universal smoothing function 











… … … … … … (7) 
Here, the parameter 𝑚 determines the shape of the characteristics in the knee region. 𝜆 is 
an empirical constant which accounts for the finite output conductance in saturation. 
Another special mathematical smoothing function that was introduced in the third 
generation BSIM model to ensure smooth and continuous transition between the linear 
and saturation region is [19], 
𝑉𝑑𝑠𝑥 = 𝑉𝑑𝑠𝑎𝑡 − 0.5
× [𝑉𝑑𝑠𝑎𝑡 −  𝑉𝑑𝑠 − ∆ + √(𝑉𝑑𝑠𝑎𝑡 − 𝑉𝑑𝑠  −  ∆)2 + 4𝛥𝑉𝑑𝑠𝑎𝑡  ] … … … … … (8) 
where 𝑉𝑑𝑠𝑥 is an auxiliary drain bias, ∆ is an empirical smoothing parameter and 𝑉𝑑𝑠𝑎𝑡 is 




4.1.2 New Smoothing Formula 
Based on equation (8), we have developed a new smoothing function which is simpler 
and provides continuous higher order derivatives 
𝑦 = 𝑦𝑠𝑎𝑡 − 0.5 × [𝑑𝑦 + √𝑑𝑦2 + 4𝛥𝑦𝑠𝑎𝑡
2  ] … … … … … … (9) 
where 𝑑𝑦 =  𝑦𝑠𝑎𝑡(1 − 𝛥) − 𝑦𝑖𝑛  when 𝑦𝑖𝑛 =  𝑦𝑠𝑎𝑡 , 𝑦 ≈ 𝑦𝑠𝑎𝑡(1 − √𝛥) 
 By changing the fitting parameter 𝛥, we can easily control the shape of transition 
from linear to saturation region. Use of this new smoothing function increases simulation 




Figure 4.2 Demonstration of our new smoothing function for different values of Δ 
 
The drain current equation used in our model using the new smoothing formula is below    
𝐼𝑑𝑠 = 𝐼𝑑𝑠𝑎𝑡 − 0.5 × (𝑑𝐼𝑑𝑠 + √𝑑𝐼𝑑𝑠 · 𝑑𝐼𝑑𝑠 + 4𝛥𝐼𝑑𝑠 · 𝐼𝑑𝑠𝑎𝑡 · 𝐼𝑑𝑠𝑎𝑡) … … … … … … (10) 
𝑤ℎ𝑒𝑟𝑒 𝑑𝐼𝑑𝑠 = 𝐼𝑑𝑠𝑎𝑡 × (1 − 𝛥𝐼𝑑𝑠) − 𝐼𝑑𝑙𝑖𝑛 




Figure 4.3 Differentiability of the new smoothing function 
 
4.1.3 Saturation of Sheet Carrier Density 
As discussed earlier, for HFETs, we have to consider electron spillover at large gate bias. 
Typically, it is done by assigning a maximum value 𝑛𝑠𝑚𝑎𝑥 for channel concentration and 
assuming that channel concentration cannot exceed this maximum value. In our model, 
the maximum sheet carrier density is included as a tunable input parameter which 
depends on the material system and doping profile of the wide bandgap semiconductor. 
An expression that provides reasonable description of the saturation of 𝑛𝑠 at high gate 









… … … … … … (11) 
Here 𝑛𝑠
′  is the sheet carrier density from the universal MOSFET model [15] and 𝛾 is a 
characteristic parameter for the transition from linear to saturation region. 
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In our model, we have incorporated the saturation of carrier density using our 
newly developed smoothing function. The transition at higher gate bias shows both the 
saturation effect and slight decrease of channel carrier density due to spillover effect. 
𝑛𝑠 = 𝑛𝑠𝑚𝑎𝑥 − 0.5
× (𝑑𝑛𝑠𝑚𝑎𝑥 + √𝑑𝑛𝑠𝑚𝑎𝑥 · 𝑑𝑛𝑠𝑚𝑎𝑥 + 4𝛥𝑛𝑠 · 𝑑𝑛𝑠𝑚𝑎𝑥 · 𝑑𝑛𝑠𝑚𝑎𝑥) … … … (12) 
  𝑤ℎ𝑒𝑟𝑒 𝑑𝑛𝑠𝑚𝑎𝑥 = 𝑛𝑠𝑚𝑎𝑥 × (1 − 𝛥𝑛𝑠) − 𝑛𝑠𝑡𝑜𝑡 
and 𝑛𝑠𝑡𝑜𝑡 is the same as 𝑛𝑠 in equation (3) and 𝑛𝑠𝑚𝑎𝑥 is the maximum sheet carrier 
density or value of 𝑛𝑠 at saturation. Fig. 4.4 shows the transition of 𝑛𝑠 from linear to 
saturation region. 
 
Figure 4.4 Transition of sheet carrier density from linear to saturation region at high gate 
bias 
  
4.2 Non Linear Effects 
4.2.1 Drain Induced Barrier Lowering (DIBL) 
For a small channel length device, drain induced barrier lowering is a very common short 
channel effect that must have to considered. Short-channel effects start to occur if the 
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source and drain depletion region becomes a significant portion of the channel length. 
The effect can be more serious in extreme cases when the sum of these depletion widths 
approaches the channel length. At this condition, commonly known as punch-through, the 
gate completely loses control over the channel and a large leakage current flows between 
the source and drain. This leakage current is a strong function of the drain bias [22].  
 
 
                    (a)                (b) 
 
Figure 4.5 Energy-band diagram for (a) long-channel and (b) short-channel HFETs at the 
semiconductor surface showing the DIBL effect in the short-channel device. Dashed lines 
VDS = 0, solid lines VDS > 0 
 
When high drain voltage is applied to a short-channel device, the barrier for 
electrons at the source side decreases which results in a decrease of the threshold voltage. 
This effect this is known as DIBL. Due to barrier lowering, the channel carrier 
concentration at the source side changes with applied bias. This effect is incorporated in 
the model by introducing σ which is the channel-length dependent DIBL parameter. 
𝜎 =
𝜎0




… … … … … … (13) 
where 𝑉𝑔𝑡0 is the voltage overdrive at zero drain-source bias, the width of DIBL is 
determined by and 𝑉𝜎𝑡,  𝑉𝜎 respectively. 𝜎 → 𝜎0 for 𝑉𝑔𝑡0 < 𝑉𝜎𝑡 and 𝜎 → 0 for 𝑉𝑔𝑡0 > 𝑉𝜎𝑡. 




Figure 4.6 Simulated I-V curve showing drain current with and without DIBL effect 
 
4.2.2 Temperature Dependence 
Electronic devices and circuits are needed to operate in different environments, including 
a wide range of temperatures. Heat generation from power dissipation in an integrated 
circuit can be considerable and associated temperature rise must be accounted for in both 
device and circuit design. Devices fabricated on Si substrate has higher thermal 
conductivity and a well-designed chip placed on a good heat sink can achieve a relatively 
uniform and tolerable operating temperature. However, for devices with dimensions in 
the sub-micrometer range, such design becomes very difficult. 
 
Mobility 
In the presence of scattering, the average velocity of the carriers in a semiconductor is 
proportional to the electric field. The electron transport due to an applied electric field E, 
known as drift velocity is given by  
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𝑣 =  µ × 𝐸 … … … … … … (14) 
where 𝑣 is the electron drift velocity and µ is the electron mobility. The mobility is 
determined by a variety of scattering mechanisms. These mechanisms include lattice 
vibrations, ionized impurity atoms, other carriers, surfaces and other material 
imperfections. All these effects are functions of the local electric field, doping 
concentration, lattice temperature and so on. When electric field is low, carriers are 
almost in equilibrium with the lattice and mobility has a characteristic low-field value. 
The low-field mobility is dependent on phonon (lattice temperature) and impurity 
scattering (impurity concentration). Low-field mobility decreases as lattice temperature 
and impurity scattering increases.  
 
 
Figure 4.7 Temperature dependent mobility in our model compared to other model [23, 
24] and experiment data [25] 
 
Various mobility models have been developed to predict the behavior of low field 
mobility with temperature. In our model, the 2-DEG mobility at different temperatures 
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have been calculated using Eq. (15) which was developed based on the empirical model 
presented in [26]. 





… … … … … … (15) 
where β varies between 1.5 and 2.0 for temperatures ranging from 200K to 500 K. 
At high electric field, carrier mobility decreases with electric field because the 
carriers that gain energy takes part in various scattering processes. The mean drift 
velocity does not increase linearly with electric field but rises more slowly. At some 
point, velocity stops increasing with electric field but drops and finally saturates at a 
constant velocity.  
 
Threshold Voltage 
Threshold voltage is one of the key parameters that controls the switching behavior of 
any semiconductor device. HEMT I-V characteristics are proportional to the square of the 
difference of gate voltage and threshold voltage. Thus, a small change in threshold 
voltage causes a large change in the output current. Therefore, it is very important to 
calculate the threshold voltage accurately with temperature changes. There are many 
material parameters that are related to the calculation of threshold voltage, and a number 
of empirical relationships have been obtained from experimental data [27]. In our model, 
threshold voltage variation with temperature has been accounted by using below formula. 
𝑉𝑇 = 𝑉𝑇0 + 𝐾𝑇 × (𝑇 − 300) … … … … … … (16) 
where 𝐾𝑇 is the temperature coefficient of threshold voltage. Fig. 4.8 shows the variation 
of threshold voltage with respect to temperature, as seen our model can closely predict 





Figure 4.8 Variation of threshold voltage versus temperature, our model compared to 
experimental data [28] 
 
Saturation Velocity 
Precise modeling of the saturation velocity is a key element for device simulation, 
especially for High Electron Mobility Transistors (HEMTs) where the saturation velocity 
is directly related to the available gain of the device. Various models have been suggested 
for modeling the temperature dependence of the saturation velocity, see e.g. Mohammad 
[29], Allam and Pribetich [30]. Most of them seem to be unnecessarily complex in their 
mathematical form, or are not physically sound. In our model, we have included 
temperature dependence of saturation velocity using below simple formula 
𝑣𝑠𝑎𝑡(𝑇) = 𝑣𝑠𝑎𝑡(300𝐾) − 𝐾𝑣𝑠 × (𝑇 − 300) … … … … … (17) 
Fig. 4.9 shows variation of saturation velocity with temperature which is in good 






Figure 4.9 Variation of saturation velocity with temperature which is in good agreement 




GaN based HEMT has become a promising candidate for high frequency, high power 
applications because of high breakdown field in the wide band-gap semiconductor. 
However, the high power dissipation of GaN HEMTs operating at large biases may result 
in high junction temperature and enhance the phonon scattering causing a drop of carrier 
mobility. This effect has been reported to be of great influence on the static current 
characteristics, and is commonly referred to as “Self-Heating”. The evidence of such an 
effect is a negative slope of drain current 𝐼𝑑𝑠 versus drain voltage 𝑉𝑑𝑠. The self-heating 
effect may degrade the gate electrode due to the accelerated electro migration and can 
easily burn metal wires connecting the chip to the package, thus causing device failures 




Self-heating effects are a serious concern in GaN HEMTs because of their large power 
densities and hence, accurate modeling and simulation of these thermal effects is crucial 
to the understanding of the operation of these devices. The power densities in GaN 
HEMTs can be 10 times higher than those that can be obtained in silicon and GaAs 
devices. The temperature increase induced by self-Heating effect in the transistor can be 
described by the following expression [32], 
𝑇 = 𝑇𝑎 + 𝑅𝑡ℎ𝐼𝑑𝑉𝑑𝑠 … … … … … … (18) 
where 𝑇 is the new operating temperature, 𝑇𝑎 is the ambient (room) temperature, 𝐼𝑑 is the 
drain current, 𝑉𝑑𝑠 is the drain-source voltage, and 𝑅𝑡ℎ is the thermal resistance. 
 
 
Figure 4.10 Simulated drain current with and without self-heating effect 
 
Non-stationary Self-Heating 
Thermal resistance measures how efficiently power can be dissipated from a device. It 
can be used to determine the junction temperature if the power dissipation is constant. 
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Usually, the average junction temperature is obtained by multiplying a constant with the 
average power dissipation. Every device has a maximum operating temperature above 
which the device cannot operate properly. However, using only thermal resistance, it’s 
not possible to identify how long a large power pulse can be applied to a device before it 
reaches the maximum operating temperature [33]. Clearly, thermal resistance of a device 
is not sufficient enough to indicate the temperature variation of transistor due to changes 
in applied power with time.  
 To address this problem, Strickland [33] proposed a thermal equivalent circuit for 
the transistor. The approach is an extension of the thermal resistance concept and also 
consistent with boundary value problem. This is accomplished by drawing an analogy 
between certain electrical and thermal quantities. Table 4.1 shows the analogous 
quantities.  
 
Table 4.1 List of analogous quantities between thermal and electrical systems 
 Electrical  Thermal 
 V   voltage (Volts)  T   temperature (0C) 
 I    current (Amps)  P   power dissipation (W)  
 R   electrical resistance (Ohms)  RTH   thermal resistance (
0C/W) 
 C   electrical capacitance (Farads)   CTH   thermal capacitance (W-s/
0C) 
 
Fig. 4.11 shows the thermal equivalent circuit of a transistor where the current source 
represents the power dissipation from the device and RTH and CTH are the thermal 
resistance and thermal capacitances respectively. dT represents the increase in local 




(a)                                                                         (b) 
 
Figure 4.11 (a) One-cell thermal circuit consists of one 𝑅𝑇𝐻 and one 𝐶𝑇𝐻 (b) The self-
heating network, the voltage 𝑉𝑑𝑇 at the temperature node gives the increase in local 
temperature 
 
Non-stationary self-heating is modeled using this concept in MOS 11 model [34]. In our 
HFET model, we have also applied the same approach to simulate non-stationary or 
transient self-heating.  
 For self-heating simulation, an input parameter named sh is incorporated in the 
model. The mode of self-heating depends on the value of this parameter. If sh = -1, the 
model is simulated without self-heating effect. If sh value is 0, instantaneous self-heating 
is activated and the temperature at which the model is simulated is calculated by the 
formula given in Eq. (18). If sh = 1, the change in temperature is calculated from the one-
cell thermal circuit. The I-V curves are simulated at a temperature obtained from the 
equation below 
𝑇 = 𝑇𝑎 + ∆𝑇1 … … … … … … (19) 
where ∆𝑇1 is the same as dT shown in the one-cell thermal circuit of Fig 4.11 (b). 
 The model also includes two-cell thermal equivalent circuit which can be 
activated by selecting sh = 2. 
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4.3 Gate Current Model 
Gate leakage is of great concern in HFET devices because it degrades the I-V 
characteristics and the transconductance. The problem may be severe in enhancement-




(a)                                                                     (b) 
 
Figure 4.12 (a) Gate current versus drain-source voltage for an HFET device with gate 
length of 1.2-µm and gate width of 200-µm, (b) Gate current versus drain-source voltage 
for an 0.8-µm long and 10-µm wide HFET device 
 
The gate current behavior or pattern varies widely among different HFET devices. In 
some devices, gate current decreases with increasing drain to source voltage as shown in 
Fig. 4.12(a), whereas in other devices gate current can decrease initially to a minimum 
value at low drain-source bias, then increases and finally saturates at higher drain-source 
bias (Fig. 4.12 (b)).   
 The total gate current 𝐼𝑔 consists of two current components, gate to source 
current 𝐼𝑔𝑠 and gate to drain current 𝐼𝑔𝑑,  





Figure 4.13 (a) Standard equivalent circuit model of Schottky gate FET using drain to 
gate and source to gate diodes. (b) New equivalent circuit model considering the 
distribution of gate current along the channel of Schottky gate FET 
 
Typically, the circuit of field-effect transistor with Schottky gates are modelled by 
considering two diodes, one between the drain and the gate and the other between the 
source and the gate as shown is Fig. 4.13 (a). But experimental data indicates that the 
simple equivalent circuit model shown in Fig. 4.13 (a) cannot adequately describe the 
dependence of gate current on the gate and drain voltages [36, 37]. This is because the 
gate current is basically distributive in nature meaning it flows along the entire channel 
instead of just at the source and drain ends of the channel. The relationship between gate 
and drain current cannot be described by the gate to source diode in Fig. 4.13 (a) because 
the diode current is completely separated from the intrinsic drain current of the FET.   
Under normal operating condition, a positive voltage is applied to the drain which 
makes the gate to drain diode less forward biased compared to the gate to source diode. 
As a result, an increase in the gate current causes almost an equal increase in the source 
current which means the channel current is completely unaffected by the gate current. 
However, in real HFET, the gate current is increased partially due to the redistribution of 
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potential and electron along the channel. This causes a reduction in the intrinsic channel 
current. This correlation between the gate and drain current is completely ignored by the 
circuit model shown in Fig. 4.13(a). Ruden, et al. [38], [39] proposed a modified model 
to account for this effect shown in Fig. 4.13(b). In this model, the charge-control model is 
used to calculate the intrinsic channel current of the FET. 
Chen et al. [40] proposed another model which is consists of two Schottky diodes 
in series. One of the diode is between the metal and AlGaAs, another one is an equivalent 
Schottky diode at heterojunction between the higher bandgap AlGaAs barrier layer and 
lower bandgap GaAs buffer layer. The diodes along with the energy band diagram are 
shown in Fig. 4.14. Φ1 and Φ2 are represents the barrier height between the metal-
AlGaAs and AlGaAs-GaAs interfaces, respectively. The main current transport 
mechanism through the GaAs Schottky barrier is thermionic emission of majority carriers 
over the barrier. 
 
 
Figure 4.14 Schematical energy band diagram for AIGaAs/GaAs MODFET 
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A positive bias to the gate with respect to the 2-DEG makes diode 1 at metal-AlGaAs 
interface forward biased and diode 2 at AlGaAs-GaAs interface reverse biased. Then all 
the applied voltage will drop across diode 2 but since the barrier height of diode 2 is 
much lower than that of diode 1, the diode saturation current Is2 is several orders of 
magnitude higher than Is1 (Fig. 4.14). At low voltages, diode 1 is forward biased and most 
of the applied voltage will drop across diode 1. At larger gate bias, diode 2 will dominate. 
In power switching applications, most of the devices are depletion type, so Vg is small 
and we can ignore the second diode.  
 The parameter α in Fig 4.13 (b) is a temperature dependent parameter which 
describes the diversion of electrons from the channel into the gate. At higher drain bias, 
the effect is higher on the drain side, so 𝐼𝑔𝑑 is higher than 𝐼𝑔𝑠. Lee et al. [35] modified the 
current source shown in Fig. 4.13 (b) from  𝛼(𝐼𝑔𝑠   −  𝐼𝑔𝑑) to 𝛼1𝐼𝑔𝑠 – 𝛼2𝐼𝑔𝑑 to account for 
the effect on 𝐼𝑔𝑑 by making α2 bias dependent. By this modification, the model covers all 
observed cases. 
 At low gate bias, the gate-source and gate-drain current can be approximated by 






















)] … … … (22) 
where A* is the effective Richardson constant, ΦB is the effective potential barrier for 
channel electrons at the heterojunction in equilibrium, 𝑞 is the electronic charge, 𝑘𝐵 is the 
Boltzmann constant, 𝑚2 is the ideality factor of the heterojunction diode, 𝐴𝑠 and 𝐴𝑑 are 
effective gate areas for gate-source and gate-drain current path, 𝑉𝐺𝑆 and 𝑉𝐺𝐷 are potential 
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differences between the gate and the source; and the gate and the drain, respectively. 𝑇𝑠 
and 𝑇𝑑 are the equivalent electron temperatures at the source and drain side of the 
channel, respectively. The second term in the parentheses of Eq. (22) represents the 
reverse saturation current which is due to the flow of cool electrons of the gate metal 
from the gate to the channel. 
The reverse diode conductance 𝑔𝑔𝑟 is a temperature dependent parameter which is 
related to the temperature dependence of the Schottky barrier height and the 
generation/recombination current. Usually, these effects are modeled using activation 
energy. However, by considering the distribution of activation energies in the bandgap 
due to the DX centers, Ytterdal et al. [41] added the following equation that describes the 
temperature dependence very well over a wide range of temperature 
𝑔𝑔𝑟 = 𝑔𝑔𝑟0 exp(𝜉(𝑇 − 𝑇0)) … … … … … … (23) 
where 𝜉 is a parameter that determines the sensitivity of the reverse diode conductance to 
the temperature, 𝑇0 is the ambient temperature and 𝑔𝑔𝑟0 is the value of 𝑔𝑔𝑟 at 𝑇0. After 
adding the reverse diode conductance term, we get the following form of the complete 











) − 1] + 𝑔𝑔𝑟𝑉𝐺𝑆 exp (−
𝑞𝑉𝐺𝑆𝛿𝑔
𝑘𝐵𝑇𝑠
















+ 𝑔𝑔𝑟𝑉𝐺𝐷 exp (−
𝑞𝑉𝐺𝐷𝛿𝑔
𝑘𝐵𝑇𝑑
)} … … … … … … (25) 
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In our model, we have ignored the difference between effective electron temperature at 
the drain and source side. Assuming, 𝑇𝑑  =  𝑇𝑠  =  𝑇 and making 
𝑘𝐵𝑇
𝑞
 =  𝑉𝑘𝑇, our 










) − 1] + 𝑔𝑔𝑟𝑉𝐺𝑆 (−
𝑉𝐺𝑆𝛿𝑔
𝑉𝑘𝑇










) − 1] + 𝑔𝑔𝑟𝑉𝐺𝐷 (−
𝑉𝐺𝐷𝛿𝑔
𝑉𝑘𝑇
)} … … … (27) 
 
4.4 C-V Model 
Like all other electrical circuits, transistors have internal capacitance, which can cause 
their behavior to depart from that of 'ideal' circuit elements. Aside from dc characteristics, 
capacitance modeling in AlGaN/GaN MODFETs is extremely important in order to 
accurately and reliably simulate high-speed digital and analog circuits in microwave and 
millimeter wave regime. In case of power switching application, capacitances are of great 
concern since the switching frequency is directly related to the capacitances.  
The same C-V model for MOSFET can be applied to HFET by only modifying 
the expression for the gate-channel capacitance 𝐶𝑐ℎ to account for the saturation in the 
channel electron sheet carrier density 𝑛𝑠. Following Eq. (11), the unified HFET gate 














… … … … … … (28) 
where and 𝐿 and 𝑊 are the gate length and width, respectively, 𝑞 is the unit charge, and 
𝑉𝐺𝑆 is the intrinsic gate to source bias. 𝐶𝑐ℎ
′  is the unified gate channel capacitance for a 
potential well with infinite depth. 
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       MOSFET    HFET 
 
Figure 4.15 Gate channel capacitance in MOSFET and HFET 
 
 
         𝑞𝑛𝑠 = 𝐶𝑖











 The difference in the expression of gate channel capacitance between MOSFET 
and HFET is that, in case of HFET, we have to consider an additional thickness which is 
the effective thickness of the 2-DEG layer. Above threshold, 𝐶𝑐ℎ increases rapidly and 
reaches its maximum value 𝐶𝑖 = 𝐿𝑊𝐶𝑖
′. However, 𝐶𝑐ℎ will decrease when 𝑛𝑠
′  is 




Figure 4.16 Calculated gate channel capacitance 𝐶𝑐ℎ and total capacitance 𝐶𝑔𝑡𝑜𝑡 for an 
HFET with gate length 1µm and gate width 20µm 
37 
 
 According to Byun et al. [18], the saturation in 𝑛𝑠 is aided by an increase in the 
electron sheet density 𝑛𝑡 in the barrier layer. The additional charge gives rise to another 
capacitance 𝐶𝑔1. The total differential gate capacitance 𝐶𝑔𝑡𝑜𝑡 can then be represented as a 
parallel combination of the channel capacitance 𝐶𝑐ℎ and 𝐶𝑔1. This added charge 
contributes to the total differential gate capacitance 𝐶𝑔𝑡𝑜𝑡, which can be represented as a 
parallel coupling of 𝐶𝑐ℎ and the capacitance 𝐶𝑔1 associated with this added charge. In 
case of an HFET with delta-doped wide bandgap barrier layer, we may assume that the 
electrons in the barrier layer are at a fixed distance from the gate and independent of the 
gate bias. Then, this charge can be treated as the channel charge. If the onset of strong 
inversion in the wide bandgap layer is characterized by a threshold voltage, the 
capacitance can be expressed as 
𝐶𝑔1 =
𝐶𝑖




… … … … … … (29) 
Here 𝑉𝑡ℎ is the thermal voltage, 𝑉𝐺𝑆 is the intrinsic gate source voltage, 𝑉𝑇1 is the 
threshold voltage characterizing the onset of significant charge transfer from the channel 
to the barrier layer and 𝜂1 is a suitable ideality factor. Fig. 4.16 shows values of 𝐶𝑐ℎ 
calculated from equation (28), and the total gate capacitance for a typical HFET with 
nominal gate length 𝐿 = 1µ𝑚 and gate width 𝑊 = 20µ𝑚. The drop in 𝐶𝑐ℎ at large gate 
bias is related to the saturation of the channel charge density; on the other hand, the slight 
increase in 𝐶𝑔𝑡𝑜𝑡 is due to the increase of carrier density in the parallel channel in the 
wide bandgap layer. 
Using unified gate-channel capacitance along with Meyer’s capacitance model 
[42], we can obtain continuous expressions for the intrinsic gate-source and the gate-
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drain capacitances, valid for all regions of operation [15]. However, Meyer model can 






3 − (𝑉𝐺𝐷 − 𝑉𝑇)
3
(𝑉𝐺𝑆 − 𝑉𝑇)2 − (𝑉𝐺𝐷 − 𝑉𝑇)2
















] … … (31)         𝐶𝑔𝑑 =
2
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] … … (32) 
But using Meyer’s capacitance formulas, we never achieved stable transient response. In 
most cases, we haven’t observed any capacitive effect. 
 A capacitor is a component whose charge is a function of voltage. Its capacitance 




… … … … … … (33) 




… … … … … … (34) 









… … … … … (35) 
Though Eq. (34) and Eq. (35) are equivalent, it is problematic for the simulator if we use 
Eq. (35) to build models. Simulator solve the circuit equations at different points by 
breaking time into discrete steps. The same C(v) is used across each step, which results in 
small errors on every step. This leads a problem of charge not being conserved if the 




Figure 4.17 Highly unstable transient response using Meyer’s capacitance model 
 
 
Figure 4.18 Voltage amplitude showing switching but no capacitive effect 
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created or destroyed. If there is not much tolerance, the amount of charge that is not 
conserved is small. However, the problem can be severe in many typical cases. One of 
the manifestation of this problem is that an unknown DC current flows through the device 
[43]. This problem does not occur if (34) is used. 








… … … … … … (37) 
Modeling a nonlinear capacitor by replacing 𝐶 with 𝐶(𝑣) in (37) is identical to using (35) 
and does not conserve charge. However, the problem becomes significant if 𝐶 is replaced 






… … … … … (38) 






… … … … … (39) 
Produces large errors if 𝐶 is a strong function of 𝑣 and 𝑣 varies significantly with 𝑡. 
 
Solution 
Charge based model formulation is required. We tried several gate charge models and 





Agilent EEHEMT1 Gate Charge Model 
The Agilent EEHEMT1 gate charge model was developed through careful examination 
of extracted device capacitances over bias [44]. The model consists of simple closed form 
charge expressions whose derivatives fit observed bias dependencies in capacitance data. 
This capacitance data can be obtained directly from measured Y-parameter data. 
 
𝑄𝐺(𝑉𝐽, 𝑉𝑂) = [
𝐶11𝑂 − 𝐶11𝑇𝐻
2






· (𝑉𝐽 − 𝑉𝐼𝑁𝐹𝐿)))} + 𝐶11𝑇𝐻
· (𝑉𝐽 − 𝑉𝐼𝑁𝐹𝐿)] · (1 + 𝐿𝐴𝑀𝐵𝐷𝐴 · (𝑉𝑂 − 𝑉𝐷𝑆𝑂)) − 𝐶12𝑆𝐴𝑇 · 𝑉𝑂 … … … (40) 
  𝑤𝑖𝑡ℎ 𝑉𝐽(𝑉𝐺𝑆′ , 𝑉𝐷𝑆) = 0.5 · (2𝑉𝐺𝑆′ − 𝑉𝐷𝑆 + √𝑉𝐷𝑆
2 + 𝐷𝐸𝐿𝑇𝐷𝑆2) 
  𝑉𝑂(𝑉𝐷𝑆) = √𝑉𝐷𝑆
2 + 𝐷𝐸𝐿𝑇𝐷𝑆2 
 
The gate charge is partitioned into two charge sources QGS and QGD. The equations for 
these charge sources are 
 
𝑄𝐺𝑆(𝑉𝐺𝑆′ , 𝑉𝐺𝐷′)
= [𝑄𝐺 (𝑉𝐽(𝑉𝐺𝑆′ , 𝑉𝐺𝑆′ − 𝑉𝐺𝐷′), 𝑉𝑂(𝑉𝐺𝑆′ − 𝑉𝐺𝐷′)) − 𝐶𝐺𝐷𝑆𝐴𝑇 · 𝑉𝐺𝐷′] · 𝑓1
+ 𝐶𝐺𝐷𝑆𝐴𝑇 · 𝑉𝐺𝑆′ · 𝑓2 … … … … … … (41) 
𝑄𝐺𝐷(𝑉𝐺𝑆′ , 𝑉𝐺𝐷′)
= [𝑄𝐺 (𝑉𝐽(𝑉𝐺𝑆′ , 𝑉𝐺𝑆′ − 𝑉𝐺𝐷′), 𝑉𝑂(𝑉𝐺𝑆′ − 𝑉𝐺𝐷′)) − 𝐶𝐺𝐷𝑆𝐴𝑇 · 𝑉𝐺𝑆′] · 𝑓2
+ 𝐶𝐺𝐷𝑆𝐴𝑇 · 𝑉𝐺𝐷′ · 𝑓1 … … … … … … (42) 
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with the smoothing factor 𝑓1 and 𝑓2 defined as 
𝑓1 = 0.5 · (1 + tanh (
3
𝐷𝐸𝐿𝑇𝐷𝑆
· (𝑉𝐺𝑆′ − 𝑉𝐺𝐷′))) 
𝑓2 = 0.5 · (1 − tanh (
3
𝐷𝐸𝐿𝑇𝐷𝑆
· (𝑉𝐺𝑆′ − 𝑉𝐺𝐷′))) 
 
Figure 4.19 Gate to drain capacitance using Agilent EEHEMT1 gate charge model 
 
Figure 4.20 Gate to source capacitance using Agilent EEHEMT1 gate charge model 
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Figure 4.22 Very stable gate current transient using Agilent EEHEMT1 gate charge 
model 
 
As evident from Fig 4.21 and Fig. 4.22, Agilent EEHEMT1 gate charge model very 
stable drain and gate transient response.   
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4.5 Field Pates  
The electric field in the HFET channel peaks at the drain-edge of the gate, which 
significantly reduces device breakdown voltage. A field plate can reduce the electric field 
at the gate edge by providing an additional edge for the electric field lines to terminate. 
The field plate is a metal electrode located over the gate and extending into the region 
between gate and drain. This leads to a new electric field peak at the edge of the field 
plate which reduces the original peak electric field at the gate edge and the extending of 
the depletion region beneath the gate. It helps to spread the electric field between gate 
and drain more uniformly. Field plate also improves device linearity, stability, efficiency 
and reliability by suppressing current collapse, gate leakage and surface trapping effects. 
Many groups have reported the use of field plates and it’s long been recognized as an 
effective method to increase device breakdown voltage and decrease leakage current. The 
technique has been applied to AlGaN/GaN HEMTs with great success. 
 
 
Figure 4.23 Comparison of longitudinal electric field profiles at the channel side of 
heterojunction in AlGaN/GaN HEMTs with and without a field plate 
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 For power-switching applications, normally off operation is needed for safety 
consideration. Low gate leakage current is needed for achieving high breakdown voltage. 
It also reduces power consumption and enable easy gate drive design. During high 
voltage operation, GaN HEFTs show a reduction of dynamic Ron when the device is 
switched from OFF-state to ON-state. The dynamic Ron degradation significantly affects 
the power switching efficiency of GaN FETs and is attributed to electron trapping in the 
region between the gate and the drain. Use of field plates can mitigate the reduction of 
dynamic Ron hence increases efficiency and switching speed.   
 The function of filed plates is to reduce peak electric field by modifying electric 
field distribution, hence reducing trapping effect and increasing breakdown voltage. 
Generally, two different types of field plates are deployed, namely Source-connected 
Field Plate and Gate-connected Field Plate. Source-connected field plate is mainly used 
to minimize the drawback of gate to drain feedback capacitance introduced by Gate-
connected field plate which significantly reduces device gain. 
 





However, field plates introduce additional capacitances and reduce device 
transconductances. To accurately simulate device characteristics, the capacitances 
introduced by the field plates must be incorporated in the model. Figure 4.24 shows 
various capacitances associated with the source and gate-connected field plates.  
In our model, we have applied the same approach to incorporate field-plate 
capacitances as we did for gate capacitances. Modified Agilent EEMEMT1 model 











· (𝑉𝐽𝐺𝐹𝑃 − 𝑉𝐼𝑁𝐹𝐿)))}
+ 𝐶11𝑇𝐻𝐺𝐹𝑃 · (𝑉𝐽𝐺𝐹𝑃 − 𝑉𝐼𝑁𝐹𝐿)] · (1 + 𝐿𝐴𝑀𝐵𝐷𝐴 · (𝑉𝑂𝐺𝐹𝑃 − 𝑉𝐷𝑆𝑂))
− 𝐶12𝑆𝐴𝑇𝐺𝐹𝑃 · 𝑉𝑂𝐺𝐹𝑃 … … … (43) 
  𝑤𝑖𝑡ℎ 𝑉𝐽𝐺𝐹𝑃(𝑉𝐺𝑆′ , 𝑉𝐷𝑆) = 0.5 · (2𝑉𝐺𝑆′ − 𝑉𝐷𝑆 + √𝑉𝐷𝑆
2 + 𝐷𝐸𝐿𝑇𝐷𝑆𝐺𝐹𝑃2) 
  𝑉𝑂𝐺𝐹𝑃(𝑉𝐷𝑆) = √𝑉𝐷𝑆
2 + 𝐷𝐸𝐿𝑇𝐷𝑆𝐺𝐹𝑃2 
The FP charge is partitioned into two charge sources QGS and QGD. The equations for 
these charge sources are 
𝑄𝐺𝑆𝐺𝐹𝑃(𝑉𝐺𝑆′ , 𝑉𝐺𝐷′)
= [𝑄𝐺𝐺𝐹𝑃 (𝑉𝐽𝐺𝐹𝑃(𝑉𝐺𝑆′ , 𝑉𝐺𝑆′ − 𝑉𝐺𝐷′), 𝑉𝑂𝐺𝐹𝑃(𝑉𝐺𝑆′ − 𝑉𝐺𝐷′)) − 𝐶𝐺𝐷𝑆𝐴𝑇𝐺𝐹𝑃




= [𝑄𝐺𝐺𝐹𝑃 (𝑉𝐽𝐺𝐹𝑃(𝑉𝐺𝑆′ , 𝑉𝐺𝑆′ − 𝑉𝐺𝐷′), 𝑉𝑂𝐺𝐹𝑃(𝑉𝐺𝑆′ − 𝑉𝐺𝐷′)) − 𝐶𝐺𝐷𝑆𝐴𝑇𝐺𝐹𝑃
· 𝑉𝐺𝑆′] · 𝑓𝐺𝐹𝑃2 + 𝐶𝐺𝐷𝑆𝐴𝑇𝐺𝐹𝑃 · 𝑉𝐺𝐷′ · 𝑓𝐺𝐹𝑃1 … … … … … … (45) 
with the smoothing factor 𝑓𝐺𝐹𝑃1 and 𝑓𝐺𝐹𝑃2 defined as 
𝑓𝐺𝐹𝑃1 = 0.5 · (1 + tanh (
3
𝐷𝐸𝐿𝑇𝐷𝑆𝐺𝐹𝑃
· (𝑉𝐺𝑆′ − 𝑉𝐺𝐷′))) 
𝑓𝐺𝐹𝑃2 = 0.5 · (1 − tanh (
3
𝐷𝐸𝐿𝑇𝐷𝑆𝐺𝐹𝑃
· (𝑉𝐺𝑆′ − 𝑉𝐺𝐷′))) 
 
The gate-drain, gate-source and output capacitances in the presence of field plates are 




Figure 4.25 Gate to Drain capacitance with field plates using modified Agilent 




Figure 4.26 Gate to Source capacitance with field plates using modified Agilent 
EEMEMT1 gate charge model 
 
 
Figure 4.27 Output capacitance with field plates using modified Agilent EEMEMT1 gate 
charge model 
 




Figure 4.28 Drain current transient with field plate capacitances 
 
 





Figure 4.30 Drain current transient response after adding different capacitances compared 
to the transient response without any capacitance   
 
As evident from Fig. 4.30, the transient responses are very stable with all the associated 
capacitances which is highly desirable for power switching applications. 
 
 4.6 Current Collapse 
Current collapse (also known as gate and drain lags) is mainly referred to as the 
temporary reduction of drain to source current immediately after the application of high 
voltage.  When there is large lattice mismatch such as that between GaN and silicon, the 
active region in the device will have a relatively higher concentration of dislocations and 
other defects. These defects in the HEMT channel trap a significant number of electrons 
at high voltages. This leads to the dynamic current-voltage (I-V) characteristics of power 
HEMTs which differ from the static ones during fast switching.  
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In 1994, Khan et al. first observed current collapse in GaN based HEMTs [45]. 
The effect has been studied thoroughly in the last two decades. The most important 
manifestation of current collapse is the temporary increase of channel resistance in the 
source to gate and gate to drain regions [46] as suggested by many studies [47, 48]. 
Conduction loss is one of the most important component during the switching of GaN 
HEMT from the off-state (gate voltage below threshold and high drain voltage) into the 
on-state (gate voltage above threshold, low drain voltage). The loss is given by  
PCL ≈ VON×ION = ION
2×RON; 
where VON and ION are the on-state voltage across and current through the device, 
RON is the on-state resistance of HEMT. In case of current collapse, the on-resistance of 
HEMT can be significantly higher than the static resistance which leads to excessive 
conduction loss. Numerous analytical and TCAD models [49, 50] has been used to study 
current collapse in GaN HEMTs, yet there is no simple, fast and accurate compact current 
collapse model for GaN HEMT switches. We have developed a compact model for 
current collapse which is especially suitable for SPICE type circuit simulators [51]. 
 
4.6.1 Transient Current Collapse Model 
The HEMT regions mostly affected by carrier trapping are the source to gate and gate to 
drain regions as suggested by numerous studies (see, e.g. [46, 49]), represented 
correspondingly by RS and RD access resistances. These access resistances increase in the 
presence of current collapse. The additional resistances are related to the carrier trapping 
in the source to gate and gate to drain regions. The access resistances in the presence of 
current collapse can be written as  
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RD = RD0 + RDCC and RS = RS0 + RSCC. 
where RD0 and RS0 are the access resistances in the absence of current collapse and RDCC & 
RSCC are the access resistances due to current collapse. 
 In power switching applications, HEMT is turned on from the off state by 
increasing the gate voltage from below threshold to above threshold and decreasing the 
drain voltage below the knee voltage. Typically, the gate pulse rise and fall times are 
much faster than the time required for the trapped charges to change state. This causes 
lagging of the source and drain access resistances. As a result, there is a delay for the on-
state current to reach the steady-state value corresponding to its DC I-V. When the switch 
goes from on to off-state, the drain voltage increases and trapped charges get released. 
During this transition, the HEMT channel under the gate quickly shuts off and there is no 
current flow, that’s why the dynamic increase of RS and RD in this case is not as 
important as it is in the case of off-to-on transition. The characteristic de-trapping time or 
the current collapse recovery time in GaN HEMTs varies from microseconds to hours 
depending on the material quality, device layout, surface passivation and processing 
technology [50, 52]. 
 The transient behavior of the additional source and drain access resistances can be 
described by introducing the effective gate to source and gate to drain lagging voltages 
VGLAG and VDLAG [51]. We have modelled the lagging using an auxiliary RC circuit, the 
same approach we used to simulate self-heating. The RC equivalent circuit for simulating 
VDLAG is shown in Fig. 4.31. The characteristic current collapse time is given by the input 
parameter CC = RCCCCC. Fig. 4.31 (a) shows one cell equivalent circuit. The value of the 
equivalent capacitance CCC is chosen arbitrarily for a particular CC. The equivalent 
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current source ICC is calculated from the instant drain-source voltage VDS, ICC = VDS/RCC. 
Similar equivalent circuit is used to simulated VGLAG. Usually, current collapse related 
transients have more than one characteristic time. Using this approach, we can use two or 
more RC equivalent circuits to simulate current collapse related transients. We have used 
the one cell model for simulating current collapse so far but our model also incorporates 
the two cell model shown in Fig. 4.31 (b).  
  
   (a)               (b) 
       
Figure 4.31 One-cell (a) and two-cell (b) equivalent circuits for transient lagging drain 
voltage VDLAG simulations. Similar equivalent circuits are used to simulate gate lagging 
voltage VGLAG 
 
The VDS value not affected by current collapse or the time dependent value of VDS 
can be obtained from any available HEMT compact models (see, e.g. [49]). The drain and 
source access resistance RDCC and RSCC due to current collapse are then calculated from 
the generated lagging drain and source voltages VDLAG and VSLAG obtained from the RC 
circuits. RDCC and RSCC has complex dependency on the instant gate to source and drain 
to source voltages. Koudymov et al. [49] derived an analytical expression to find the 
time-dependent values of these additional drain and source access resistances. The 
formulas have the advantage of having a closed form. However, it is often hard to obtain 
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the device and material parameters such as effective channel thickness, equilibrium 
carrier densities, trap concentrations and generation/capture rates, surface potential etc. 
On top of these parameters, the authors [49] have used some additional fitting 
parameters. In this work, we have developed a model with a much simpler approximation 
[51] which is based on the same basic physical model as in [49]:      





… … … … … (41)  





… … … … … (42)   
for the drain and source access resistances correspondingly. 
 Excellent fitting of the experimentally observed current-collapse related access 
resistances has been obtained using Eq.  41 and 42. RD0 and RS0 are the drain and source 
access resistances in the absence of current collapse, VTH is the absolute value of the 
threshold voltage, bD and mD and bS and mS are the fitting parameters for the drain and 
source access resistances correspondingly.  
 
4.6.2 Fast I-V Model in Presence of Current Collapse 
When the duration of the switching pulse is much faster than the recovery time of current 
collapse, the values of the additional access resistances RDCC and RSCC due to current 
collapse remain nearly the same after the switch goes on from the off-state. The measured 
I-V characteristics, in these cases are often referred to as “fast” or “dynamic” I-Vs. 
Consequently, RDCC and RSCC gets affected only by the highest drain and gate voltages 
applied immediately before the measurement of the I-V characteristics [51]. 
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 In our model, we have introduced three different modes to activate or deactivate 
current collapse. When, cc = 0, current collapse is deactivated; cc = 1 activates the fast or 
stationary current collapse mode. In this case, VDLAG = VDMAX and VSLAG = |VGMIN|. 
VDMAX and VGMIN are the drain and gate voltages applied to the device immediately 
before measuring the fast I-Vs. To activate transient current collapse mode, cc = 2 value 
is selected and RDCC and RSCC are calculated using equation 1 and 2 from the generated 
VDLAG and VSLAG values from the RC circuits.    
 
4.7 Bulk Current 
GaN on Silicon HEMT is very suitable for commercialization for its low cost and 
scalability to large size. However, due to the conducting nature of Silicon, the drain to 
substrate current is significantly higher. Drain to substrate current or bulk current is a 
very important for power switching applications specially in the off-state of the device 
when high drain bias is applied. Bulk current can significantly increase loss, cause 
premature breakdown and negatively affects reliability of power GaN HEMTs on Si 
substrates. Although different research groups have reported significant drain to bulk 
currents in GaN on Silicon HEMTs [53-56]; currently there is no physical model that can 
describe the bulk current properly.  
 
4.7.1 Equivalent Barrier Model 
In real GaN HEMTs, there are multiple strain relief layers on top of the nucleation layer 
between GaN and Si substrate because of the large lattice mismatch between GaN and 
Silicon. The transition layers are designed to ensure that the structure is crack free and 
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there is no unintentional parasitic channel formation. The transport mechanism in these 
highly defective layers are complex or hard to describe using conventional carrier 
transport equations. To describe the bulk current, we have introduced a simple, efficient 
and effective approach based on the idea that, there is an equivalent Schottky barrier at 
the GaN/Si interface [57].  
 
 
Figure 4.32 (a) Typical AlGaN/GaN HEMT device layout and setup for bulk current 
measurement in GaN on Si power HEMTs, (b) Equivalent two terminal structure to 
measure bulk current in the off-state 
 
Fig. 4.32(a) shows the typical experimental setup for bulk current measurement in GaN 
on Si HEMTs. Fig. 4.32(b) illustrates our approach. Under normal operating conditions, 
the source and substrate is grounded, gate voltage is lower than the threshold voltage and 
a high drain bias, typically above 100V to 1kV or higher is applied at the drain electrode 
[58, 59]. In this setup condition, the channel under the gate is off and most of the bulk 
current flows between the drain and substrate electrodes. As there is no current flow from 
the drain to the source, the three terminal structure shown in Fig. 4.32(a) can be 
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simplified to the two terminal structure shown in Fig. 4.32(b) for bulk current 
measurement.  
 GaN bandgap is much larger than that of Si, which makes the heterointerface 
between GaN and Si behave like a quazi-metal-semiconductor junction as illustrated in 
[60]. Fig. 4.33 compares the low voltage region of the experimental bulk current I-V [61] 
 
 
Figure 4.33 Experimental [61] low voltage bulk current I-V compared to Schottky diode 
equation 
 
with simulated non-ideal Schottky diode I-V. As seen, a close fitting has been obtained 
which further validates that the interface acts like a rectifying junction. The ideality factor 
is found to be n ≈ 35 which is much higher than the value normally observed in a regular 
p-n or metal-semiconductor junction. These unusually high ideality factors are fairly 
common in III-Nitrides [62-64] due to the presence of high concentration of defects in the 
micro or nano-interfaces. In [64], an ideality factor of 50 has been reported. Under 
normal operating conditions, the drain is at a higher potential than the substrate, 
corresponding to a reverse-biased bottom equivalent Schottky barrier. When drain bias is 
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low, the Schottky barrier offers a very high resistance and current flow between the drain 
and the substrate is not much affected by bulk material properties.  
 In our proposed model [57], Si side acts as the metal of the equivalent Schottky 
barrier junction, an approach that has been successfully applied previously [40] to explain 
gate currents in HFETs. It is to be noted that the properties of silicon do not have 
significant effect on the bulk current, the substrate simply acts as a series resistance with 
the Schottky barrier. The voltage drop across this resistance can be ignored because the 
bulk current in GaN on Si HEMTs is typically very small.  
 
 
Figure 4.34 Equivalent barrier height approach for simulating current through GaN/Si 
interface 
 
Bulk current in GaN HEMTs is affected by various material related parameters such as 
doping, trap concentration, trap type, buffer quality and the properties of GaN/Si 
interface. It also depends on the nucleation layer material and properties. We have 
introduced a novel approach to simulate the bulk current in GaN on Si HEMTs based on 
the fitting in Fig. 4.33. In Fig. 4.34, the Si/GaN interface is replaced by an equivalent 
Schottky barrier height to characterize the carrier transport through Si/GaN interface. 
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TCAD simulations have been performed using Synopsys Sentaurus device simulator 
which is widely used industry level simulator for a long time. During simulations, 
physical mechanisms such as polarization, thermionic emission for both electrons and 
holes, Shockley–Read–Hall recombination for trap-assisted tunneling, direct band-to-
band tunneling, trap capture – escape processes for donor and acceptor trap types with 
various energy position and cross-section and Poole-Frenkel effect were incorporated. 
The model outcomes were validated for the critical task processes using simple test 
structures before actual bulk current simulations. 
 The simulated structure in this work consists of 5µm thick GaN layer, followed 
by a ohmic contact at the top, representing the drain contact and a Schottky contact at the 
bottom, reproducing the Si/GaN interface. Length of the sample was 10µm and width 
was set to 1mm. A shallow donor concentration of 1014 cm-3 was added to the GaN buffer 
and properties of deep donors and acceptors were chosen according to published results 
[65-67]. The details are given in the description of the simulation setups.  
 
4.7.2 Bulk Current Modeling in GaN-on-Si HEMTs 
The drain to substrate current is simulated for different Schottky barrier height, shown in 
Fig. 4.35. At high barrier height, current is lower due to higher potential seen by the 
electrons. When barrier height is lower, electrons move easily into GaN and current is 
increased. At low voltages, VDB < 5V, a lot of electrons are trapped near the interface 
resulting significant space charge near the equivalent Schottky barrier. These space 
charges reduce the effective barrier height. Higher the applied bias, higher the space 





Figure 4.35 Schottky - bulk current at different equivalent barrier heights in the presence 














   
 
Figure 4.36 Barrier profiles in the presence of traps at different applied bias; (a) lower 
acceptor trap concentration, NT = 10
14 cm-3, (b) higher acceptor trap concentration NT = 
1016 cm-3 
 
In Fig. 4.36, barrier height modulation due to space charge is shown for different applied 
biases. When trap concentration is low, space charge concentration at the interface is 
lower, so we don’t see any barrier height modulation for low trap condition as shown in 
Fi. 4.36 (a). As trap concentration is increased which causes more electron trapping near 
the equivalent Schottky barrier, the fermi level is pulled down to the trap level. As a 





voltage, the field associated with the space charges is compensated by the external 
electric field. Due to this, the effective barrier height decreases as we increase reverse 
bias.  This is shown in Fig 4.36 (b).  
 
At low voltages, the slope of the bulk current I-V is relatively sharp because of the barrier 
lowering. When VDB is higher, typically above 5V, the external field is significantly 
higher than the field associated with the space charge near the interface. Consequently, 
the barrier height is almost constant for higher voltages. The space charge due to electron 
trapping in the bulk GaN mostly controls the electric field and bulk current. 
 
 
Figure 4.37 Space charge profile at 600V for acceptor concentration NT = 10
14 cm-3 and 
1016 cm-3, barrier height is 0.4eV and bulk doping ND = 10
14 cm-3 
 
The space charge concentration for two different trap concentration at 600V is shown in 
Fig. 4.37. As seen, significant space charge exists in the bulk when trap concentration is 
1016 cm-3. Clearly, the source of this space charge is the electrons captured by the traps. 
The space charge concentration varies between 1×1015 cm-3 and 5×1015 cm-3, which is 
considerably higher than equilibrium carrier concentration. In real epitaxial GaN, trap 
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concentration is much higher than the shallow donor concentration of 1014 cm-3 used in 
this study. When trap concentration is low, space charge concentration is also low even at 
very high bias due to less number of electron trapping. The slope of the bulk I-V depends 
on the amount of space charge and electric field non-uniformity associated by the space 
charge. For low trap concentration (1014 cm-3), the bulk current shows quazi-ohmic 
behavior because in this case, the electric field and mobile carrier density throughout the 
bulk is nearly uniform.    
 
 
Figure 4.38  Simulated bulk currents at different acceptor trap concentrations. Schottky 
barrier height is 0.2eV, acceptor and donor concentrations are 3.5×1016 cm-3 and 5×1017 
cm-3 respectively 
 
In Fig. 4.38, we compare bulk current with different acceptor concentrations with bulk 
current in the absence of traps. As expected, when there are no traps in the bulk, current 
is very high. As we add acceptor traps in the bulk, current decreases with increasing trap 
concentration. At relatively lower acceptor concentration, there may be a condition where 
all the traps are occupied at some bias. When this happens, current increases rapidly as in 




4.7.3 Compact Model for Bulk Current 
We have developed a simple but accurate compact model for GaN HEMTs on Si 
substrates using parameters that can be extracted directly from the experimentally 
observed bulk current I-Vs [57]. The assumption was made on the fact that many material 
parameters are either unknown or very difficult to obtain such as those related to the trap 
characteristics.    





)] ∗ exp(2.3 ∗ y) ; 










;    𝑦1 = 𝑠1 ∗ Vdb;    𝑦2 = 𝑦𝑘𝑛 + 𝑠2 ∗ Vdb ; 
 
Table 4.2 Bulk current compact model parameters and fitting values 
 
Parameters Fig. 5.17 Fig. 5.18 
Is 
Saturation current parameter of the equivalent 
Si/GaN barrier 
1e-7 1e-7 
nblk Ideality factor of the equivalent Si/GaN barrier 30 30 
s1 Low-voltage slope of the semilog I-V (log10(A)/V) 1.1 0.05 
s2 High-voltage slope of the semilog I-V (log10(A)/V) 0.011 0.001 
y Low to high voltage region smoothing function   
ykn 
Knee current corresponding to the low-to-high 
voltage region transition 
2 1.25 
m Smoothing parameter 1.25 1.25 
 
Compared to a previous compact model developed by Pérez-Tomás, et al. [58], our 
model is advantageous in that there is more flexibility in fitting the experimental I-Vs and 








Model validation is an integral part of any model development. Without proper 
validation, a model has no significance to the modeling engineers and designers. In this 
chapter, model validation has been done by comparing the simulated data with various 
experimental data obtained from published research papers as well as devices provided 
by our industrial partners. We have shown model validation against a variety of 
experimental data with different characteristics. In most cases, simulated data showed 












5.2 Experimental I-V Fitting at Room Temperature 
 
 
Figure 5.1 Fitting of an experimenal ID-VD characteristics of an AlGaN/GaN HEMT with 





Figure 5.2 Experimenal drain current I-V fitting of an AlGaN/GaN HEMT with gate 
length 120nm and gate width 50µm at 25ºC. Gate bias was varied from +1V to -6V with 





Figure 5.3 Experimenal I-V fitting of an AlGaN/GaN HEMT with gate length 0.2µm and 
gate width 100µm at 300K [28] 
 




Figure 5.4 Experimenal drain current I-V fitting of an AlGaN/GaN HEMT with gate 
length 120nm and gate width 50µm at 300ºC. Gate bias was varied from +1V to -6V with 





Figure 5.5 Experimenal drain current I-V fitting of an AlGaN/GaN HEMT with gate 
length 120nm and gate width 50µm at 500ºC. Gate bias was varied from +1V to -6V with 




Figure 5.6 Experimenal I-V fitting of an AlGaN/GaN HEMT with gate length 0.2µm and 




5.4 Fitting of I-V with Self-Heating Effect 
 
 
Figure 5.7 Simulated drain current I-V without self-heating effect for an AlGaN/GaN 
HFET with gate length, LG = 1µm; source to drain spacing, LSD ≈ 10µm and gate width, 










Figure 5.9 Simulated drain current I-V with self-heating effect for an AlGaN/GaN HFET 
with gate length, LG = 1µm; source to drain spacing, LSD ≈ 5µm and gate width, W = 





Figure 5.10 Simulated drain current versus experimental drain current for an AlGaN/GaN 
HFET with gate length, LG = 1µm; source to drain spacing, LSD ≈ 5µm and gate width, W 
= 50µm obtained from our industrial partners 
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5.5 Subthreshold Current Fitting 
 
 
Figure 5.11 Simulated subthreshold current versus experimental subthreshold current for 
an AlGaN/GaN HFET with gate length, LG = 1µm; source to drain spacing, LSD ≈ 5µm 




Figure 5.12 Simulated subthreshold current versus experimental subthreshold current for 
an AlGaN/GaN HFET on sapphire substrate with gate length, LG = 1µm; source to drain 
spacing, LSD ≈ 5µm and gate width, W = 50µm obtained from our industrial partners 
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5.6 Current Collapse Fitting 
 
 
Figure 5.13 Experimental dynamic I-V fitting with current collapse of an HFET device 




Figure 5.14 Fitting of the ratio between dynamic on-resistance and static on-resistance of 






Figure 5.15 Current recovery after removing the applied drain and gate bias of 35V and -




Figure 5.16 Current recovery after removing the stressed condition, drain bias of 25V and 













Figure 5.18 Fitting of the experimental bulk current I-V [59] using the developed TCAD 





SUMMARY AND FUTURE WORK 
 
6.1 Summary 
In this work, a novel GaN HFET compact model for power switching applications 
suitable for device/circuit simulators has been developed. The model accounts for all the 
key characteristics of GaN HFET in power switching mode: the drain current, gate 
current, non-linear capacitances, current collapse, temperature dependencies as well as 
steady-state and non-stationary self-heating effects. We have introduced a new 
continuous smoothing function for the drain current and other device characteristics, 
which enables fast and consistently converging circuit simulations. The key innovations 
implemented in the developed model are as follows. 
1. For the first time, we have developed a compact model that describes all the 
characteristics of power HEMT switches 
2. Field plate effects have been added based on the voltage dependent charge model. 
3. Compact model for current collapse, one of the important aspect of power 
switching and non-existent in available GaN HFET models has been developed. 
4. Bulk current which is crucially important for power switching applications has 
been investigated using TCAD simulation and based on the results of a novel 
simulation approach, a compact model has been devised.  
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The simulated data has been compared against various experimental data obtained from 
published journals and different vendors. The experimental curve fitting proves the 
validity of our model for a wide range of device parameters. Simulated pulse responses 
validate the applicability of the model in power switching applications. 
 
6.2 Future Work 
The model includes many important aspects of power switching application but there are 
many areas where the model can be improved. Currently, neither the current collapse nor 
the bulk current models have temperature dependency incorporated. Previous 
experimental studies showed that current collapse is temperature dependent [72]. It is 
very important to model the temperature dependent behavior of current collapse as it 
severely affects the transient behavior of HFET devices. Bulk current also has strong 
temperature dependency [58], at elevated temperature the current can be very high 
leading to substantial power loss in the off state and premature breakdown. Therefore, 
adding temperature dependency of current collapse and bulk current would be an 
important future work for this model.   
 The model has fairly large number of parameters. Decreasing the fitting 
parameters by developing simple but accurate relations can increase the convergence 
which will make the model faster and easier to implement. The semi-empirical model has 
some modules that are not physics-based. Developing physics based model will provide 
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Data Type Parameter Description Default 
Value 
real Vth0 Threshold voltage [V] -4 
real rd Drain resistance [Ohm] 5 
real rs Source resistance [Ohm] 1 
real Rb0 Butter resistance [Ohm] 1e6 
real LG Gate length [µm] 1 
real Wtot Total device width [µm] 1000 
real Vkt0 Thermal voltage [V] 26e-3 
real mu0 Low field mobility of channel electrons [m2/Vs] 0.12 
real vs0 Saturation velocity [m/s] 2e5 
real mu2 Low-field mobility of 2nd channel electrons 
[m2/Vs] 
0.002 
real delta_ids Drain current saturation smoothing parameter 0.2 
real d_vgt Vgt to Vkt transition coefficient 3 
real ns_max Maximum sheet carrier concentration [m-2] 1e17 
real delta_ns ns-ns_max transition smoothing parameter 0.03 
real eta Subthreshold ideality factor 2 
real alp Buffer resistance ideality factor 1 
real zeta Temperature sensitivity of reverse diode 
conductance 
0.002 
real Kmu Temperature coefficient of mobility 5e-4 
real Kvt Temperature coefficient of threshold voltage 1e-3 
real Kvs Temperature coefficient of saturation velocity 90 
real m1 Ideality factor for mobility 1.5 
real Rth Thermal resistance [Ohm] 5 
real Cth Thermal capacitance [F] 2e-7 
integer sh Self-heating mode selector -1 
real sigma0 DIBL parameter 0.05 
real Vsigma DIBL Vgt offset 1 
real dVSigma Width of DIBL transition 1 
real Rcc1 RC circuit resistance for calculating Rdt [Ohm] 150 
real tau Time constant of the RC circuit for calculating Rdt 
and Rst [s] 
0.01 
real Rcc2 RC circuit resistance for calculating Rst [Ohm] 100 
real bD Fitting coefficient for calculating RDCC 5 
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real bS Fitting coefficient for calculating RSCC 1 
real  mD Fitting parameter for calculating RDCC 1 
real mS Fitting parameter for calculating RDCC 1 
real Vdsmax Maximum Vds for instantaneous current collapse 
[V] 
50 
real Vgsmax Maximum Vgs for instantaneous current collapse 
[V] 
-6 
integer cc Parameter for selecting current collapse modes 0 
real C_bar1 Maximum gate to channel capacitance [F/m2] 5e-3 
real C_bar2 Minimum gate to channel capacitance [F/m2] 1e-3 
real C_GFP1 Maximum gate FP to channel capacitance [F/m2] 5e-4 
real C_GFP2 Minimum gate FP to channel capacitance [F/m2] 1e-4 
real C_SFP1 Maximum source FP to channel capacitance [F/m2] 9e-4 
real C_SFP2 Minimum source FP to channel capacitance [F/m2] 5e-4 
real CSGFP Capacitance between source & gate FP [F/m2] 1.3e-4 
real CSGMP Capacitance between source FP& gate metal [F/m2] 1.2e4 
real C_RES1 Gate residual capacitance without SFP & GFP 
effect [F/m2] 
1.5e-4 
real C_RES2 Gate residual capacitance with GFP effect [F/m2] 5e-6 
real C_RES3 Gate residual capacitance with GFP & SFP effect 
[F/m2] 
1e-6 
real CGFP_RES1 Gate FP residual capacitance without SFP & GFP 
effect [F/m2] 
1.5e-5 
real CGFP_RES2 Gate FP residual capacitance with GFP effect 
[F/m2] 
5e-6 
real CGFP_RES3 Gate FP residual capacitance with GFP & SFP 
effect [F/m2] 
1e-6 
real VINFL Inflection point w.r.t Vgs in input capacitance -2.65 
real DELTGS Parameter characterizing the shape of the input 
capacitance 
1.95 
real LABMDA Parameter that adds Vds dependence of the input 
capacitance 
5.7e-4 
real VDSO Drain voltage where Vds dependency disappears 
from equations 
5 
real C12SAT Gate-channel saturation input transcapacitance 
[F/m2] 
2.9e-4 
real C12SATGFP Gate FP-channel saturation input transcapacitance 
[F/m2] 
2.9e-5 
real C12SATSFP Source FP-channel saturation input 
transcapacitance [F/m2] 
2.9e-6 
real m2 Ideality factor for gate to gate FP capacitance 
transition 
20 
real m3 Ideality factor for gate FP to source FP capacitance 
transition 
15 
real Ar Effective Richardson’s constant [A/m2/K2] 0.0012 
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real Phi Effective heterojunction barrier height [eV] 0.3 
real n Gate current ideality factor 10 
real delta_g Reverse junction conductance inverse ideality 
factor 
1e-4 
real g_gr0 Reverse diode conductance 10 
real LGFP Length of gate FP [µm] 0.5 
real LSFP Length of source FP [µm] 5 
real dbuf Thickness of buffer layer [µm] 5 
real Ld Length of drain electrode [µm] 10 
real s1 Low-voltage slope of the semilog bulk current I-V 0.1 
real s2 High-voltage slope of the semilog bulk current I-V 0.008 
real ks1 Temperature coefficient of s1 8e-4 
real ks2 Temperature coefficient of s2 1.5e-5 
real m4 Ideality factor for low to high voltage region 
smoothing function 
3 
real Ikn Knee current for bulk current model [A/mm] 7e-11 
real Is0 Reverse current of the bulk Schottky contact 
[A/mm] 
1e-12 
real kIn Temperature coefficient of Ikn 0.05 
real kIs Temperature coefficient of Is0 0.05 
real nblk Effective barrier ideality factor 30 
 
